An adaptive buck-boost resonant regulating rectifier (B 2 R 3 ) with an integrated on-chip coil and low-loss H-Tree power/signal distribution is presented for efficient and robust wireless power transfer (WPT) over a wide range of input and load conditions. The B 2 R 3 integrated on a 9 mm 2 chip powers integrated neural interfacing circuits as a load, with a TX-load power conversion efficiency of 2.64 % at 10 mm distance, resulting in a WPT system efficiency FoM of 102.
Introduction
Emerging applications such as mm-sized modular neural interfacing devices [1] are now being enabled by fully integrating wireless power transfer (WPT) functionality onchip. Conventional designs, which first rectify then regulate, suffer from cascaded losses that limit efficiencies [2] [3] [4] [5] , while prior-art regulating rectifiers require a large external coil. Although recent work has demonstrated complete on-chip integration of a regulating rectifier [6] , robustness to link variations was limited. In addition, >100 MHz-range RF power delivered to an on-chip coil induces eddy currents in auxiliary on-chip wiring and metal planes, degrading WPT efficiency while also potentially disrupting the functionality of underlying circuitry. To avoid large metal planes, [3] reduced decoupling capacitance (decaps) to only 20 pF through inclusion of a high-performance high-power linear regulator.
Buck-Boost Resonant Regulating Rectifier (B 2 R 3 )
This paper introduces a fully-on-chip B 2 R 3 architecture that robustly receives wireless power over a wide range of conditions by: 1) fully-integrating an on-chip coil with distributed perpendicular decoupling and loop-free H-tree geometry power line/signal distribution networks optimized for maximum RF power collection and minimum RF interference; 2) employing a regulating rectifier that dynamically adapts to a wide range (>14 dB) of RF input by switching between boost and buck modes, while providing a dual-rail supply from lower magnitude RF input signals than prior work [6] ; and 3) including a 0.86 µW control feedback loop that offers fast load regulation performance while supporting both boost and buck regulating rectifiers.
The proposed B 2 R 3 system is shown in Fig. 1 . Here, RF energy received by an on-chip coil passes through the B 2 R 3 , to establish dual DC rails, VH and VL. Unfortunately, RF energy also couples to load circuits, and ad hoc routing of supply lines and placement of decaps can create many loops and metal planes, reducing the RX coil's Q by over 60 % (thereby reducing WPT efficiency), while also introducing noise to sensitive circuits. To remove loops and large planes from the layout, a fractal H-tree power and signal distribution network with 1 nF of distributed decaps is proposed. HFSS simulation and measurements show negligible loss in Q compared to an ideal, isolated coil. Furthermore, the same H-tree topology serves as a network backbone for cancellation of differentialmode interference in sensitive analog differential signals.
Although 2-step rectification and regulation can operate at wide input range, regulation is increasingly inefficient at larger RF input voltage as illustrated in Fig. 2 Fig. 3 , VHS tracks VH with DC offset defining a target VH. To retain the fast settling of conventional integrator-less bang-bang control, VHS is directly fed to the latch (path 2) while a parallel integration path (path 1) performs PID control to additionally remove static error at VH. The boost regulating rectifier employs a feedback-controlled V TH cancellation scheme for regulation. The feedback loop dynamically determines the amount of V TH cancellation through V OTA . Conversely, the buck regulating rectifier is activated by V COMP from the feedback, turning the rectifier on/off according to VHS and V OTA .
In Fig. 4 , the switched capacitor circuits implement floating voltage sources by transferring V OTA to the NMOS devices in the boost rectifier. A zero short-circuit-current level-shifter consumes 190 nW at 1 MHz, a 35x improvement over a conventional design. In buck mode, the regulating rectifier dynamically determines the duty-cycle of the active switches (i.e., t d and t pw ) with 1 MHz clock for maximizing t pw . Instead of a high-speed comparator [6] , low-power delay controlled inverter chains operating with a local feedback are employed. To prevent undesired energy transfer from large RF input, the power PMOSs are gated with a voltage (VHH) larger than the RF envelope. Three power switches are implemented in parallel (BUCK 1,2,3 ) to optimize PCE according to RF input. The B   2   R 3 is tested with a 470 mm 2 TX coil located 6-16 mm away from the chip. In Fig. 5 , the B 2 R 3 produces regulated output voltages even under 50 % amplitude variation in PA input by adapting its modes dynamically. Load regulation is measured in Fig. 6 . Owing to its fast loop response, even with only 0.25 nF decaps (two 0.5 nF in series), no sharp peak in V OUT is shown, unlike typical >100 mV overshoot otherwise. Thanks to mode switching and high voltage gating, a link dynamic range of at least 14dB at 10mm distance is demonstrated in Fig. 7 . The TX-RX link efficiency is -12.6 dB at 6.35 mm. The TX-load WPT efficiency is measured as 3.66 %, indicating a regulating rectifier PCE of 66.5 % (within 1.5 % of simulation). RF powering to integrated load circuits is validated by demonstrating regulated supplies during data transfer from the TX coil to the on-chip ASK demodulator through the integrated coil, shown in Fig. 8 . Table I shows comparison with the state-of-the art. Standardized comparison for overall PCE (TX-regulated DC) is provided by the WPT system efficiency (WSE) FoM, defined here as overall PCE times cube of distance between TX and RX coils divided by cube square root of the RX coil area [3] .
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